- FMIndia - example.com

Post doctoral Position: Automated Program Repair

by Abhik Roychoudhury

Applications are invited for one post-doctoral position at the National University of Singapore (NUS) in the area of Automated Program Repair These positions will be part of a Singapore Ministry of Education (MoE) Tier 3, multi-year research program named "Automated Program Repair" which has been funded 2022-2027. This is a large research program involving several research projects in analysis, verification, test generation and applications related to program repair. To see work done on program repair at NUS, kindly see *Project webpage:* https://nus-apr.github.io/ /Interested applicants can email directly with their CV, including information about relevant research experience. Research background in program analysis, software testing, formal verification, symbolic execution and trustworthy AI are considered relevant. / -Abhik Roychoudhury School of Computing National University of Singapore https://abhikrc.com

2 years

1
0
0 0

8th Indian SAT+SMT School -- Call for participation

by Kumar Madhukar

Dear all, The 8th edition of the Indian SAT+SMT School will be held during 15-17 December 2023, at IIIT Hyderabad, co-located with FSTTCS 2023. Please visit the webpage (https://sat-smt.in/index.html) for registration and other details. Early registration for the school closes on Nov. 10th. We are also inviting entries for short talks and poster presentations, in the broad area of SAT/SMT, through this Google form: https://forms.gle/6NdFgcJUaEedwaTQ8 Please submit your entries by Nov. 26th. Note that a print-out of the presentation slides may be used in place of posters during the poster presentation. We look forward to your participation. Needless to say, we'd be very happy to clarify any questions you might have in this regard. Feel free to write to us at indian.satsmt.school(a)gmail.com < mailto:indian.satsmt.school@gmail.com <indian.satsmt.school(a)gmail.com>>. Best regards, Supratik Chakraborty, IIT Bombay Ashutosh Gupta, IIT Bombay Saurabh Joshi, SupraOracles Kumar Madhukar, IIT Delhi Kuldeep Meel, NUS Subhajit Roy, IIT Kanpur Subodh Sharma, IIT Delhi

2 years

1
0
0 0

EAI ICECI 2023 CFP: Deadline Extended to Nov.5

by Qin Liu

Call for Papers for 4th International Conference on Edge Computing and IoT: Systems, Management and Security (EAI ICECI 2023) Venue & Dates: Changsha, Hunan Province, December 13-14, 2023 Conference Website: https://iceci-conference.eai-conferences.org/2023/ Scope The dramatically-increasing devices and data traffic in the Internet-of-Things (IoT) era are posing significant burdens on the capacity-limited Internet and uncontrollable service delay. Computing paradigms are shifting from the centralized cloud computing to distributed edge computing or IoT. New computing paradigms, including Mobile Edge Computing and IoT, have emerged to leverage the distributed resources. The proceedings of EAI ICECI 2023 is aiming to be a premier international conference in edge computing and IoT. This conference is to bring together computer scientists, industrial engineers and researchers to discuss and exchange experimental or theoretical results, novel designs, work-in-progress, experience, case studies, and trend-setting ideas in the area of edge computing or IoT include all aspects with emphasis on systems, management and security. Topics We welcome contributions from the following fields: Modelling Cloud and Fog computing solutions for IoT and Edge Computing Systems Monitoring and Managing Information Systems in IoT and Mobile Edge Computing Models, methods, and tools for data management in IoT and Mobile Edge Computing Energy-awareness and sustainability in IoT and Edge Computing: metrics and measurements Recent advances in deep learning and applications in IoT and Edge Computing Quality of Service, energy efficiency and security in Mobile Edge Computing Methodologies and tools for energy efficiency and security compliance in IoT and Edge Computing Adaptive approaches to managing energy consumption, QoS, and security of applications and systems Energy and Security Aware Edge Computing solutions Data-Driven and its applications in IoT and Edge Computing systems Important dates Late Track Submission Deadline: 5 November 2023 Notification Deadline: 15 November 2023 Camera-Ready Deadline: 30 November 2023 Main Track Submission Deadline: 25 August 2023 Notification Deadline: 19 September 2023 Camera-ready Deadline: 17 October 2023 Publication All registered papers will be submitted for publishing by Springer and made available through SpringerLink Digital Library. Proceedings will be submitted for inclusion in leading indexing services, such as Web of Science, Compendex, Scopus, DBLP, EU Digital Library, IO-Port, MatchSciNet, Inspec and Zentralblatt MATH. Authors of selected papers will be invited to submit an extended version to: Mobile Networks and Applications (MONET) Journal [IF: 3.8 (2022)] Electronics All accepted authors are eligible to submit an extended version in a fast track of: EAI Endorsed Transactions on Internet of Things (Open Access) Additional publication opportunities: EAI Transactions series (Open Access) EAI/Springer Innovations in Communications and Computing Book Series (titles in this series are indexed in Ei Compendex, Web of Science & Scopus) Paper submission Papers should be submitted through EAI ‘Confy+‘ system, and have to comply with the Springer format (see Author’s kit section). Regular papers should be up to 12-15+ pages in length. Short papers should be 6-11 pages in length. All conference papers undergo a thorough peer review process prior to the final decision and publication. This process is facilitated by experts in the Technical Program Committee during a dedicated conference period. Standard peer review is enhanced by EAI Community Review which allows EAI members to bid to review specific papers. All review assignments are ultimately decided by the responsible Technical Program Committee Members while the Technical Program Committee Chair is responsible for the final acceptance selection. You can learn more about Community Review here. -- Dr. Qin Liu College of Computer Science and Electronic Engineering Hunan University Changsha, Hunan Province,P.R. China, 410082 Mobile: +86-13548577157 Email: gracelq628(a)hnu.edu.cn; gracelq628(a)126.com Homepage: https://qinliu-hnu.github.io/

2 years

1
0
0 0

IARCS Verification Seminar Series -- Talk by Subhajit Roy on Oct. 10 at 1900 hrs IST

by VSS IARCS

Dear all, The next talk in the IARCS Verification Seminar Series will be given by Subhajit Roy, an Associate Professor in the Department of Computer Science and Engineering at IIT Kanpur. The talk is scheduled on Tuesday, Oct. 10, at 1900 hrs IST (add to Google calendar <https://calendar.google.com/calendar/event?action=TEMPLATE&tmeid=MTJxcmNwdm…> ). The details of the talk can be found on our webpage ( https://fmindia.cmi.ac.in/vss/), and also appended to the body of this email. The Verification Seminar Series, an initiative by the Indian Association for Research in Computing Science (IARCS), is a monthly, online talk-series, broadly in the area of Formal Methods and Programming Languages, with applications in Verification and Synthesis. The aim of this talk-series is to provide a platform for Formal Methods researchers to interact regularly. In addition, we hope that it will make it easier for researchers to explore newer problems/areas and collaborate on them, and for younger researchers to start working in these areas. All are welcome to join. Best regards, Akash, Deepak, Madhukar, Srivathsan ============================================================= Title: Analysis of incomplete programs via Proof Engines and Fuzzing Meeting Link: https://us02web.zoom.us/j/89164094870?pwd=eUFNRWp0bHYxRVpwVVNoVUdHU0djQT09 (Meeting ID: 891 6409 4870, Passcode: 082194) Abstract: We tackle the problem of testing and verifying "incomplete" programs — that contain components whose source code is either unavailable (like third-party libraries and cloud-based APIs), or too complex to model formally (like large machine learning models). We show how classical techniques like symbolic execution, deductive verification and SMT solving can be "lifted" to this setting. The techniques essentially employ a combination of automated SMT based proofs, with tests from modern fuzzers for testing and "almost" verification of such programs. We will delve into one of our contributions: Sādhak, a solver for SMT theories modulo closed-box functions. Our core idea is to use a synergistic combination of a fuzzer to reason on closed-box functions and an SMT engine to solve the constraints pertaining to the SMT theories. The fuzz and the SMT engines attempt to converge to a model by exchanging a rich set of interface constraints that are relevant and interpretable by them. Our implementation, Sādhak, demonstrates a significant advantage over the only other solver that is capable of handling such closed-box constraints: Sādhak solves 36.45% more benchmarks than the best-performing mode of this state-of-the-art solver and has 5.72x better PAR-2 score; on the benchmarks that are solved by both tools, Sādhak is (on an average) 14.62x faster. Bio: Subhajit Roy is an Associate Professor in the Department of Computer Science and Engineering at IIT Kanpur. His research is aimed at designing new algorithms and developing automated tools for analysis, verification, optimization, synthesis, debugging, and interpreting both (conventional) programs as well as for machine learnt models, using formal methods (logic, automata theory, compiler design) and data-driven techniques (machine learning, artificial intelligence, statistics).

2 years

1
0
0 0

ISEC 2024: [UPDATE] Deadlines extended

by Madhavan Mukund

----- Forwarded message ----- From: IMT2019057 Nandakishore S Menon <Nandakishore.Menon(a)iiitb.ac.in> Date: Wed, 4 Oct 2023 13:27:52 +0000 Greetings all, Link: https://conf.researchr.org/home/isec-2024 UPDATE : You may have viewed previous versions of this announcement, announcing two tracks within ISEC 2024 and extension of deadlines. This announcement entails the updated details of the already announced tracks, so please read on. ISEC: Innovations in Software Engineering Conference, ISEC (Formerly known as India Software Engineering Conference) is the annual conference of iSOFT, the India chapter of ACM SIGSOFT (isoft.acm.org) under the umbrella of ACM India. The 17th edition of the conference will be held in International Institute of Information Technology Bangalore, India. ISEC will bring together researchers and practitioners from across the world to share the results of their work. The goal of the conference is to provide a forum for researchers and practitioners from both academia and industry to meet and share cutting-edge advancements in the field of software engineering. Call for Contributions Updates: The deadline for Research track has been extended. Please find the the tracks with their updated deadlines on the website and as follows: * Track: Research track URL: https://conf.researchr.org/track/isec-2024/isec-2024-papers Submission deadline: - Submission Deadline: Fri 13 Oct 2023 - Acceptance Notification: Thu 30 Nov 2023 - Camera-ready Deadline: Fri 15 Dec 2023 * Track: Workshop and Tutorials URL: https://conf.researchr.org/track/isec-2024/isec-2024-workshops Submission deadline: - Proposal Submission: Sat 30 Sep 2023 - Acceptance Notification: Mon 9 Oct 2023 * Track: Software Engineering in Practice URL: https://conf.researchr.org/track/isec-2024/isec-2024-software-engineering-i… Submission deadlines: - SEIP Submission Deadline: Wed 8 November 2023. - SEIP Submission Acceptance Notification: Fri 15 December 2023. - SEIP Presentation Submission Deadline: Thu 25 January 2024. * Track: Doctoral Symposium URL : https://conf.researchr.org/track/isec-2024/isec-2024-doctoral-symposium Submission deadlines: - Submission Deadline: Wed 1 November 2023 - Submission Acceptance Notification: Fri 1 December 2023 - Presentation Submission Deadline: Thu 7 December 2023 * Track: Student Posters Session URL : https://conf.researchr.org/track/isec-2024/isec-2024-student-posters-session Submission deadlines: - Submission Deadline: Wed 25 October 2023 Organising Team General Chair Sujit Kumar Chakrabarti (IIIT Bangalore) Organising Co-Chairs Raghavan Komondoor (IISc, Bangalore) Raveendra Kumar Medicherla (TCS Research) Program Co-Chairs (Research Track) Sudipto Ghosh (Colorado State University, USA) Aseem Rastogi (Microsoft Research, India) Workshops and Tutorial Track Co-Chairs Manas Thakur (IIT Bombay, India) Sruti Srinivasa Ragavan (IIT Kanpur, India) Software Engineering in Practice Co-Chairs Manoj Dixit (MathWorks, India) Tukaram Muske (Synopsis, India) PhD Symposium Chair Subhajit Roy (IIT Kanpur, India) If any additional information is needed, please do not hesitate to reach out to us. Best regards, Nandakishore S Menon Publicity Chair, ISEC 2024 International Institute of Information Technology, Bangalore +91 9188016258 ----- End forwarded message -----

2 years

1
0
0 0

IARCS Verification Seminar Series -- Talk by Subhajit Roy on Oct. 10 at 1900 hrs IST

by VSS IARCS

Dear all, The next talk in the IARCS Verification Seminar Series will be given by Subhajit Roy, an Associate Professor in the Department of Computer Science and Engineering at IIT Kanpur. The talk is scheduled on Tuesday, Oct. 10, at 1900 hrs IST (add to Google calendar <https://calendar.google.com/calendar/event?action=TEMPLATE&tmeid=MTJxcmNwdm…> ). The details of the talk can be found on our webpage ( https://fmindia.cmi.ac.in/vss/), and also appended to the body of this email. The Verification Seminar Series, an initiative by the Indian Association for Research in Computing Science (IARCS), is a monthly, online talk-series, broadly in the area of Formal Methods and Programming Languages, with applications in Verification and Synthesis. The aim of this talk-series is to provide a platform for Formal Methods researchers to interact regularly. In addition, we hope that it will make it easier for researchers to explore newer problems/areas and collaborate on them, and for younger researchers to start working in these areas. All are welcome to join. Best regards, Akash, Deepak, Madhukar, Srivathsan ============================================================= Title: Analysis of incomplete programs via Proof Engines and Fuzzing Meeting Link: https://us02web.zoom.us/j/89164094870?pwd=eUFNRWp0bHYxRVpwVVNoVUdHU0djQT09 (Meeting ID: 891 6409 4870, Passcode: 082194) Abstract: We tackle the problem of testing and verifying "incomplete" programs — that contain components whose source code is either unavailable (like third-party libraries and cloud-based APIs), or too complex to model formally (like large machine learning models). We show how classical techniques like symbolic execution, deductive verification and SMT solving can be "lifted" to this setting. The techniques essentially employ a combination of automated SMT based proofs, with tests from modern fuzzers for testing and "almost" verification of such programs. We will delve into one of our contributions: Sādhak, a solver for SMT theories modulo closed-box functions. Our core idea is to use a synergistic combination of a fuzzer to reason on closed-box functions and an SMT engine to solve the constraints pertaining to the SMT theories. The fuzz and the SMT engines attempt to converge to a model by exchanging a rich set of interface constraints that are relevant and interpretable by them. Our implementation, Sādhak, demonstrates a significant advantage over the only other solver that is capable of handling such closed-box constraints: Sādhak solves 36.45% more benchmarks than the best-performing mode of this state-of-the-art solver and has 5.72x better PAR-2 score; on the benchmarks that are solved by both tools, Sādhak is (on an average) 14.62x faster. Bio: Subhajit Roy is an Associate Professor in the Department of Computer Science and Engineering at IIT Kanpur. His research is aimed at designing new algorithms and developing automated tools for analysis, verification, optimization, synthesis, debugging, and interpreting both (conventional) programs as well as for machine learnt models, using formal methods (logic, automata theory, compiler design) and data-driven techniques (machine learning, artificial intelligence, statistics).

2 years, 1 month

1
0
0 0

CFP announcement for ISEC 2024

by Madhavan Mukund

----- Forwarded message from IMT2019057 Nandakishore S Menon <Nandakishore.Menon(a)iiitb.ac.in> ----- From: IMT2019057 Nandakishore S Menon <Nandakishore.Menon(a)iiitb.ac.in> To: Madhavan Mukund <madhavan(a)cmi.ac.in> Date: Wed, 13 Sep 2023 05:34:42 +0000 17th Innovations in Software Engineering Conference (ISEC 2024) 22-24 February 2024, Bangalore Link: https://conf.researchr.org/track/isec-2024/isec-2024-papers Innovations in Software Engineering Conference, ISEC (Formerly known as India Software Engineering Conference) is the annual conference of iSOFT, the India chapter of ACM SIGSOFT (isoft.acm.org) under the umbrella of ACM India. The 17th edition of the conference will be held at International Institute of Information Technology, Bangalore, India. ISEC will bring together researchers and practitioners from across the world to share the results of their work. The goal of the conference is to provide a forum for researchers and practitioners from both academia and industry to meet and share cutting-edge advancements in the field of software engineering. Call for Contributions The conference has a number of tracks, to which contributions are invited. The Call for Papers for the Research track and the Workshop and Tutorial track are already out, and those for the other tracks are as follows: Track: Software Engineering in Practice URL: https://conf.researchr.org/track/isec-2024/isec-2024-software-engineering-i… Submission deadlines: SEIP Submission Deadline: 8 November 2023. SEIP Submission Acceptance Notification: 15 December 2023. SEIP Presentation Submission Deadline: 25 January 2024. Track: Doctoral Symposium URL: https://conf.researchr.org/track/isec-2024/isec-2024-doctoral-symposium Submission deadlines: Submission Deadline: 1 November 2023 Submission Acceptance Notification: 1 December 2023 Presentation Submission Deadline: 7 December 2023 Track: Student Posters Session URL: https://conf.researchr.org/track/isec-2024/isec-2024-student-posters-session Submission deadlines: Submission Deadline: 5 October 2023 Organising Team General Chair Sujit Kumar Chakrabarti (IIIT Bangalore) Organising Co-Chairs Raghavan Komondoor (IISc, Bangalore) Raveendra Kumar Medicherla (TCS Research) Program Co-Chairs (Research Track) Sudipto Ghosh (Colorado State University, USA) Aseem Rastogi (Microsoft Research, India) Workshops and Tutorial Track Co-Chairs Manas Thakur (IIT Bombay, India) Sruti Srinivasa Ragavan (IIT Kanpur, India) Software Engineering in Practice Co-Chairs Manoj Dixit (MathWorks, India) Tukaram Muske (Synopsis, India) PhD Symposium Chair Subhajit Roy (IIT Kanpur, India) ________________________________ ----- End forwarded message -----

2 years, 1 month

1
0
0 0

IARCS Verification Seminar Series -- Talk by Supratik Chakraborty on Sept. 14 at 1900 hrs IST

by VSS IARCS

Dear all, The next talk in the IARCS Verification Seminar Series will be given by Supratik Chakraborty, Bajaj Group Chair Professor in the Department of Computer Science and Engineering at IIT Bombay. The talk is scheduled on Thursday, Sept. 14, at 1900 hrs IST (add to Google calendar <https://calendar.google.com/calendar/event?action=TEMPLATE&tmeid=MzVzdnQxMj…> ). The details of the talk can be found on our webpage ( https://fmindia.cmi.ac.in/vss/), and also appended to the body of this email. The Verification Seminar Series, an initiative by the Indian Association for Research in Computing Science (IARCS), is a monthly, online talk-series, broadly in the area of Formal Methods and Programming Languages, with applications in Verification and Synthesis. The aim of this talk-series is to provide a platform for Formal Methods researchers to interact regularly. In addition, we hope that it will make it easier for researchers to explore newer problems/areas and collaborate on them, and for younger researchers to start working in these areas. All are welcome to join. Best regards, Akash, Deepak, Madhukar, Srivathsan ============================================================= Title: Synthesizing Pareto-Optimal Interpretations for Black-Box ML Models Meeting Link: https://us02web.zoom.us/j/89164094870?pwd=eUFNRWp0bHYxRVpwVVNoVUdHU0djQT09 (Meeting ID: 891 6409 4870, Passcode: 082194) Abstract: We present a new multi-objective optimization approach for synthesizing interpretations that "explain" the behavior of black-box machine learning models. Constructing human-understandable interpretations for black-box models often requires balancing conflicting objectives. A simple interpretation may be easier to understand for humans while being less precise in its predictions vis-a-vis a complex interpretation. Existing methods for synthesizing interpretations use a single objective function and are often optimized for a single class of interpretations. In contrast, we provide a more general and multi-objective synthesis framework that allows users to choose (1) the class of syntactic templates from which an interpretation should be synthesized, and (2) quantitative measures on both the correctness and explainability (or other suitable measure) of an interpretation. For a given black-box, our approach yields a set of Pareto-optimal interpretations with respect to the correctness and explainability measures. We show that the underlying multi-objective optimization problem can be solved via a reduction to quantitative constraint solving, such as weighted maximum satisfiability. To demonstrate the benefits of our approach, we have applied it to synthesize interpretations for black-box neural-network classifiers. Our experiments show that there often exists a rich and varied set of choices for interpretations that are missed by existing approaches. This is joint work with Hazem Torfah, Shetal Shah, S. Akshay and Sanjit Seshia. Bio: Supratik Chakraborty is Bajaj Group Chair Professor in the Department of Computer Science and Engineering at IIT Bombay. His current research interests include constrained sampling and counting, automated synthesis, formal verification, automata theory and logic. He is particularly interested in the development of scalable algorithmic techniques with strong guarantees for reasoning about different computational models. Supratik is a Distinguished Member of ACM, a Fellow of Indian National Academy of Engineering and a Distinguished Alumnus Awardee of IIT Kharagpur.

2 years, 1 month

1
0
0 0

IARCS Verification Seminar Series -- Talk by Supratik Chakraborty on Sept. 14 at 1900 hrs IST

by VSS IARCS

Dear all, The next talk in the IARCS Verification Seminar Series will be given by Supratik Chakraborty, Bajaj Group Chair Professor in the Department of Computer Science and Engineering at IIT Bombay. The talk is scheduled on Thursday, Sept. 14, at 1900 hrs IST (add to Google calendar <https://calendar.google.com/calendar/event?action=TEMPLATE&tmeid=MzVzdnQxMj…> ). The details of the talk can be found on our webpage ( https://fmindia.cmi.ac.in/vss/), and also appended to the body of this email. The Verification Seminar Series, an initiative by the Indian Association for Research in Computing Science (IARCS), is a monthly, online talk-series, broadly in the area of Formal Methods and Programming Languages, with applications in Verification and Synthesis. The aim of this talk-series is to provide a platform for Formal Methods researchers to interact regularly. In addition, we hope that it will make it easier for researchers to explore newer problems/areas and collaborate on them, and for younger researchers to start working in these areas. All are welcome to join. Best regards, Akash, Deepak, Madhukar, Srivathsan ============================================================= Title: Synthesizing Pareto-Optimal Interpretations for Black-Box ML Models Meeting Link: https://us02web.zoom.us/j/89164094870?pwd=eUFNRWp0bHYxRVpwVVNoVUdHU0djQT09 (Meeting ID: 891 6409 4870, Passcode: 082194) Abstract: We present a new multi-objective optimization approach for synthesizing interpretations that "explain" the behavior of black-box machine learning models. Constructing human-understandable interpretations for black-box models often requires balancing conflicting objectives. A simple interpretation may be easier to understand for humans while being less precise in its predictions vis-a-vis a complex interpretation. Existing methods for synthesizing interpretations use a single objective function and are often optimized for a single class of interpretations. In contrast, we provide a more general and multi-objective synthesis framework that allows users to choose (1) the class of syntactic templates from which an interpretation should be synthesized, and (2) quantitative measures on both the correctness and explainability (or other suitable measure) of an interpretation. For a given black-box, our approach yields a set of Pareto-optimal interpretations with respect to the correctness and explainability measures. We show that the underlying multi-objective optimization problem can be solved via a reduction to quantitative constraint solving, such as weighted maximum satisfiability. To demonstrate the benefits of our approach, we have applied it to synthesize interpretations for black-box neural-network classifiers. Our experiments show that there often exists a rich and varied set of choices for interpretations that are missed by existing approaches. This is joint work with Hazem Torfah, Shetal Shah, S. Akshay and Sanjit Seshia. Bio: Supratik Chakraborty is Bajaj Group Chair Professor in the Department of Computer Science and Engineering at IIT Bombay. His current research interests include constrained sampling and counting, automated synthesis, formal verification, automata theory and logic. He is particularly interested in the development of scalable algorithmic techniques with strong guarantees for reasoning about different computational models. Supratik is a Distinguished Member of ACM, a Fellow of Indian National Academy of Engineering and a Distinguished Alumnus Awardee of IIT Kharagpur.

2 years, 1 month

1
0
0 0

[Deadline Extension] RHPL@FSTTCS 2023

by abhisekh.sankaran＠tcs.com

Dear colleague, The deadline for RHPL@FSTTCS has been extended to September 25, 2023 (AOE). The CFP for the workshop is included below. We look forward to receiving your talk proposals. Best regards, RHPL@FSTTCS organizing committee --------------------------------------------------------------------------------------------- Dear colleague, As you may know, FSTTCS 2023 is the 43rd conference on Foundations of Software Technology and Theoretical Computer Science. It is organised by IARCS, the Indian Association for Research in Computing Science in association with ACM India. It is a very visible forum for presenting original results in foundational aspects of Computer Science and Software Technology. This year, co-located with the main FSTTCS conference, IARCS is also organizing the Workshop on Research Highlights in Programming Languages (RHPL@FSTTCS), whose inaugural edition was held in 2020. The focus of the workshop will be on all areas of Programming Languages, including but not limited to Program Analysis and Verification, Applied Formal Methods, and Compilers. The objective of the workshop is to foster interactions between the attendees of the workshop, and more broadly between researchers working on Programming Languages and the traditional FSTTCS community of researchers working on Theoretical Computer Science and Formal Methods. We solicit talk proposals for recent work that has been published in good venues, or is mature in terms of approach and evaluation. More information about the workshop and about submitting talk proposals is available here: https://fmindia.cmi.ac.in/rhpl/index.html We look forward to receiving your talk proposals to this workshop. On Behalf of the RHPL@FSTTCS workshop organizing committee: Deepak D'Souza (IISc Bangalore) Uday Khedker (IIT Bombay) Kumar Madhukar (IIT Delhi) (Organizing Co-Chair, RHPL 2023) Kartik Nagar (IIT Madras) (Organizing Co-Chair, RHPL 2023) Ganesan Ramalingam (Microsoft) Aseem Rastogi (Microsoft Research, Bangalore) Abhik Roychoudhury (National University of Singapore) Abhisekh Sankaran (Tata Consultancy Services Research, Pune)

2 years, 1 month

1
0
0 0

2025

2024

2023

2022